General Description
This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and
K data is processed by the flip-flop on the falling edge of
the clock pulse. The clock triggering occurs at a voltage
level and is not directly related to the transition time of the
falling edge of the clock pulse. Data on the J and K inputs
may be changed while the clock is HIGH or LOW without
affecting the outputs as long as the setup and hold times
are not violated. A low logic level on the preset or clear
inputs will set or reset the outputs regardless of the logic
levels of the other inputs.
-26%
74LS109 Dual J-K Positive-edge-triggered Flip-Flop IC
Original price was: ₨ 145.₨ 120Current price is: ₨ 120.
N Male Connector to BNC Female connector
Original price was: ₨ 1250.₨ 850Current price is: ₨ 850.
74ls112 ic
Original price was: ₨ 135.₨ 100Current price is: ₨ 100.
Description
Reviews (0)
Shipping & Delivery
MAECENAS IACULIS
Vestibulum curae torquent diam diam commodo parturient penatibus nunc dui adipiscing convallis bulum parturient suspendisse parturient a.Parturient in parturient scelerisque nibh lectus quam a natoque adipiscing a vestibulum hendrerit et pharetra fames nunc natoque dui.
ADIPISCING CONVALLIS BULUM
- Vestibulum penatibus nunc dui adipiscing convallis bulum parturient suspendisse.
- Abitur parturient praesent lectus quam a natoque adipiscing a vestibulum hendre.
- Diam parturient dictumst parturient scelerisque nibh lectus.
Scelerisque adipiscing bibendum sem vestibulum et in a a a purus lectus faucibus lobortis tincidunt purus lectus nisl class eros.Condimentum a et ullamcorper dictumst mus et tristique elementum nam inceptos hac parturient scelerisque vestibulum amet elit ut volutpat.
Related products
Atmega16 Atmega 16A PRICE
The ATmega16A is a low-power CMOS 8-bit microcontroller based on the Atmel AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16A achieves throughputs approaching 1MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.
Atmega32 Atmega32a Atmega 32
Operating Voltage: 4.5V to 5V
Advanced RISC Architecture.
32 x 8 General Purpose Working Registers.
Fully Static Operation.
Up to 16 MIPS Throughput at 16 MHz.
On-chip 2-cycle Multiplier.
High Endurance Non-volatile Memory segments.
32 Kbytes of In-System Self-programmable Flash program memory.
1024 Bytes EEPROM.
2 Kbyte Internal SRAM.
Write/Erase Cycles: 10,000 Flash/100,000 EEPROM.
Data retention: 20 years at 85°C/100 years at 25°C(1).
Optional Boot Code Section with Independent Lock Bits.
In-System Programming by On-chip Boot Program.
True Read-While-Write Operation.
Programming Lock for Software Security.
Extensive On-chip Debug Support.
8 Single-ended Channels.
Byte-oriented Two-wire Serial Interface.
Programmable Serial USART.
Master/Slave SPI Serial Interface.
Programmable Watchdog Timer with Separate On-chip Oscillator.
Reviews
There are no reviews yet.